View MB40528_320613.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

To Top / Lineup / Index
FUJITSU SEMICONDUCTOR DATA SHEET
DS04-28206-1E
ASSP
1 CHANNEL 8-BIT A/D CONVERTER
MB40528
s
DESCRIPTION
MB40528P
The MB40528 is a full parallel comparison (flash) type 8-bit resolution analog-todigital converter, designed for various video and image processing applications. The MB40528 has 8-bit resolution 1 channel A/D converter. Input analog data are converted into digital data by the A/D converter in minimum 60 Mega samples per seconds (MSPS). The analog data is provided in a range of DC +3V to +5V (2Vp-p level) and the output digital data in TTL level. The MB40528 is fabricated by the Fujitsu's advanced bipolar process and housed in a 20-pin plastic DIP/SOP . The MB40528 is suitable for various video and image applications.
s
FEATURES
* * * * * * * * * * * *
Conversion method : Full parallel comparison type 8-bit x 1 channel A/D converter : Max. 60 MHz input clock frequency providing 60 MSPS data conversion rate Linearity error : Typical +/-0.15% Analog input voltage range : 3V to 5V (2Vp-p level) Digital input/output voltage level : TTL level On-chip reference voltage generator Low power consumption : Typical 400mW Single +5V power supply Operating temperature range : -20c to +70c Fujitsu's advanced bipolar process Package options : - 20-pin plastic DIP (Suffix : -P) - 20-pin plastic SOP (Suffix : -PF)
PLASTIC PACKAGE (DIP-20P-M01)
MB40528PF
PLASTIC PACKAGE (FPT-20P-M05)
This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.
1
To Top / Lineup / Index
MB40528
Figure 1. Pin Assignment
(TOP-VIEW)
GND (LSB) D8 D7 D6 D5 D4 D3 D2 (MSB) D1 CLK
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
GND VCC VCC VRB VINA VRM VCC VCC GND GND
(DIP-20P-M01) (FPT-20P-M05)
2
To Top / Lineup / Index
MB40528
Figure 2. Block Diagram
VCC
13 14 18 19
CLK
10
VINA
16
VCC R1
1
R
2 9 8 7 127
D1 (MSB) D2 D3 D4 D5 D6 D7 D8 (LSB)
R R/2 VRM
15
255 to 8 ENCODER
128
LATCH & BUFFER
6
5 4
R/2
3
R
254 2
R
255
R2
VRB
17
0.6 x VCC
REFERENCE VOLTAGE GENERATOR
1
11
12
20
GND
3
To Top / Lineup / Index
MB40528
s
PIN DESCRIPTION
Table.1 Pin Description Symbol Pin No. 13, 14, 18, 19 1, 11, 12, 20 Type Name & Function +5 V DC power supply pins. Ground pins.
Table 1 lists the pin description of the MB40528.
Power Supply VCC GND Clock CLK Analog Input VINA Digidal Output D1 D2 D3 D4 D5 D6 D7 D8 2 3 4 5 6 7 8 9 O 8-bit resolution A/D converter outputs. The output voltage is a TTL level. Also, D1 pin is an MSB and D8 pin is a LSB. 16 I Analog signal input pin. The analog data to be converted is input to this pin. The input voltage range is 3V to 5V (VRB to VCC). 10 I Clock input pin. The input voltage is a TTL level.
Refernce Voltage Output VRB 17 O Reference voltage output pin. This pin outputs 0.6 x VCC [V] (Typ. 3V). An 1F or more capacitor having superior frequency characteristic should be connected to this pin. The capacitor must be connected near the device.
Others VRM 15 O An intermediate voltage output pin. An intermediate voltage between VCC and VRB (Typ. 4V) is output from this pin. Normally this pin is left open.
4
To Top / Lineup / Index
MB40528
s
ABSOLUTE MAXIMUM RATINGS (See NOTE)
(GND = 0V)
Parameter Supply Voltage Analog Input Voltage Digital Input Voltage Storage Temperature
Symbol VCC VINA VIND Tstg
Condition - - - -
Rating -0.5 ~ +7.0 -0.5 ~ VCC +0.5 -0.5 ~ +7.0 -55 ~ +125
Unit v v v C
NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
s
RECOMMENDED OPERATING CONDITIONS
(GND = 0V)
Parameter Supply Voltage Analog Input Voltage Digital "H" Level Input Voltage Digital "L" Level Input Voltage Digital "H" Level Output Current Digital "L" Level Output Current Clock Frequency Minimum Clock "H" Level Pulse Width Minimum Clock "L" Level Pulse Width Operating Ambient Temperature
Symbol VCC VINA VIHD VILD IOH IOL fCLK twH twL Top
Condition - - - - - - - - - -
Value Min. 4.75 VRB 2.0 - -400 - - 7.0 8.0 -20 Typ. 5.00 - - - - - - - - - Max. 5.25 VCC - 0.8 - 1.6 60 - - 70
Unit V V V V A mA MHz ns ns C
5
To Top / Lineup / Index
MB40528
s
ELECTRICAL CHARACTERISTICS (RECOMMENDED OPERATING CONDITIONS OTHERWISE NOTED) 1. DC CHARACTERISTICS (1) Analog Block
Parameter Resolution Linearity Error Differentioal Linearity Error Analog Input Equivalent Resister Analog Input Capacitance Analog "H" Level Input Current Analog "L" Level Input Current Reference Voltage Supply Current Symbol - LE DLE RINA CINA IIHA IILA VRB ICC Condition - DC Accuracy DC Accuracy - - VINA = VCC VINA = VREF - - Value Min. - - - 0.2 - - - 0.6VCC-0.1 - Typ. 8 0.15 0.12 1.5 40 - - 0.6VCC 80* Max. - 0.3 - - - 210 200 0.6VCC+0.1 150 Unit bit % % M pF A A V mA
* : VCC = 5.0V, Ta = +25C
(1) Digital Block Parameter Digital "H" Level Output Voltage Digital "L" Level Output Voltage Digital "H" Level Input Voltage Digital "L" Level Input Voltage Digital "H" Level Input Current Digital "L" Level Input Current Symbol VOHD VOLD VIHD VILD IIHD IILD Condition IOH =-400A IOL = 1.6mA - - - - Value Min. 2.7 - 2.0 - - -100 Typ. - - - - - - Max. - 0.4 - 0.8 20 - Unit V V V V A A
2. AC CHARACTERISTICS
Parameter Maximum Conversion Rate Digital Output Delay Time Symbol fs tpd Condition - - Value Min. 60 5.0 Typ. - 8.5 Max. - 15 Unit MSPS ns
6
To Top / Lineup / Index
MB40528
Figure 3. AC Timing Chart
twH A/D Converter Input Clock (CLK)
twL 3V
1.5V
0V
Analog Signal Input (VINA)
Sample N
Sample N+1
Sample N+2
tpd Digital Data Output (D1 ~ D8) VOHD
1.5V DATA N-1 DATA N DATA N+1
VOLD
7
To Top / Lineup / Index
MB40528
s
EQUIVALENT CIRCUITS
Figure 4. Analog Input Equivalent Circuit
VCC VINA
VCC VD VINA CINA IBIAS RINA
GND x 255 CIRCUITS
GND
VRB
CINA: Non-linear Emitter-follower Junction Capacitance RINA: Linear Resistance Model for Input Current Transition by Comparator Switching: finite value for VINA < VRB or when CLK=High VRB: Voltage at VRB pin (Not the VRB pin itself) IBIAS: Constant Input Bias Current The base-collector junction diode of emitter-follower transistor. VD:
Figure 5. Reference Voltage Circuit
VCC
20k Buffer VRB pin IRB 30k
GND
8
To Top / Lineup / Index
MB40528
Figure 6. Digital Input Equivalent Circuit
VCC 50k 6.5k 50k
3.2k
3.2k
Clock Input
VREF = 1.4V
GND
Figure 7. Output Buffer Load Circuit
To Test Pin CL
Test Point
CL=15pF
GND
Note) CL includes the parasitic capacitance of JIG.
9
To Top / Lineup / Index
MB40528
s
LINEARITY ERROR 1. Ideal Conversion Characteristic
STEP 255 254 253 OUTPUT CODE 11111111 11111110 11111101
129 128 127
10000001 10000000 01111111
2 1 0
00000010 00000001 00000000 VZT 3.006V VINA VFT 4.996V
VZT and VFT are the typical values when VCC = 5V and VRB = 3V.
2. Actual Conversion Characteristic
STEP 255 254 253 OUTPUT CODE 11111111 11111110 11111101 LE253 129 128 127 10000001 10000000 01111111 LE127 2 1 0 00000010 00000001 00000000 VZT LE2 LE1 VINA VFT LE128 LE129
LEnmax = Linearity Error FS
(NOTE) Refer to RECOMMENDED OPERATING CONDITIONS for a range of VINA inputs.
10
To Top / Lineup / Index
MB40528
s
NOTES ON USE
The power supply wire patterns (VCC and GND patterns) of the PCB should be designed as wide as possible in order to reduce parasitic impedance. Also, the VCC and GND patterns which are connected to the VCC and GND pins of the device must be handled and designed as analog system pattern and so, their circuit patterns must be separate from digital system patterns of other peripheral devices.
1. Power Supply Patterns of the PCB
2. Switching Noise
In order to reduce switching noise as much as possible, high-frequency bypass capacitor must be connected between VCC and GND pins and VRB and GND pins. In this case, the capacitor should be connected to the pins as near as possible.
11
To Top / Lineup / Index
MB40528
s
PACKAGE DIMENSIONS
20 pins, Plastic DIP (DIP-20P-M01)
24.64 -0.30 .970 -.012
+.008 +0.20
INDEX-1 INDEX-2 6.600.25 (.260.010)
4.36(.172)MAX
0.51(.020)MIN 0.250.05 (.010.002)
3.00(.118)MIN
0.460.08 (.018.003)
+0.30 +.012 -0 +0.30 +.012 -0
0.86 -0 .034 1.27(.050) MAX
1.27 -0
.050 2.54(.100) TYP
7.62(.300) TYP
15MAX
C
1994 FUJITSU LIMITED D20005S-3C-3
Dimensions in mm (inches).
12
To Top / Lineup / Index
MB40528
20 pins, Plastic SOP (FPT-20P-M05)
12.70 -0.20 .500 -.008
+0.25 +.010
2.80(.110)MAX
0.05(.002)MIN (STAND OFF)
7.600.30 (.299.012) 1 PIN INDEX
10.200.40 (.402.016)
9.200.30 (.362.012)
1.27(.050)TYP
0.450.10 (.018.004)
O0.13(.005)
M
0.15 -0.02 +.002 .006 -.001
+0.05
0.500.20(.020.008)
Details of "A" part 0.20(.008)
0.10(.004) 11.43(.450)REF
"A"
0.60(.024) 0.18(.007)MAX 0.68(.027)MAX
C
1994 FUJITSU LIMITED F20015S-3C-2
Dimensions in mm (inches).
13
To Top / Lineup / Index
MB40528
FUJITSU LIMITED
For further information please contact:
Japan FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: (044) 754-3763 Fax: (044) 754-3329
All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval. Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.
http://www.fujitsu.co.jp/
North and South America FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179 Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST) Tel: (800) 866-8608 Fax: (408) 922-9179
http://www.fujitsumicro.com/
Europe FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122
http://www.fujitsu-ede.com/
Asia Pacific FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220
http://www.fmap.com.sg/
F9803 (c) FUJITSU LIMITED Printed in Japan
14

▲Up To Search▲

Price & Availability of MB40528

	To Download MB40528 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .